HackerTubewatch
Surprise me
Frame from Industrial Strength High Performance RISC V Processors For Energy Efficient Computing Plays via YouTube's privacy-enhanced embed

Industrial Strength High Performance RISC V Processors For Energy Efficient Computing

RISC-V International
Talks
YouTube
1 HN user recommended this talk1 month2017–2018 score 1
Years with an HN recommendation, 2007–2026

Cited in RISC-V and AI hardware threads as the source for Esperanto's ambitious many-core vector design.

David Ditzel of Esperanto Technologies presents their massively parallel, energy-efficient RISC-V processors at the 7th RISC-V Workshop in 2017. It covers the high-performance many-core design aimed at machine learning.

“See this talk by David Ditzel” (HN, 2018)

1 recommendations · 3 citations · Talks · advanced · partly dated

4 Hacker News comments

From the HN archive; up to 20 kept per video, favoring different commenters. Recommendations first.

Citations, criticism and jokes

@baobrien Dec 2017 Cites it
on HN thread Leveraging RISC-V for AI and Machine Learning
I'm not sure about REX, but Esperanto is pretty far away from greenarrays. From what I got out of their talk at the latest Risc-V workshop[3] (video[1], slides[2]), they're going for the big high-performance end of the spectrum. The chip they were talking about is supposed to have 16 64-bit OoO Risc-V cores and 4096 RV64GC cores with vector units connected by some sort of network on chip. [1] [this video] [2] [link] [3] [link]
Esperanto's high-performance many-core RISC-V design
@nickik Sep 2018 Cites it
on HN thread New Libre GPU Effort Based on RISC-V
Read more
For those interested in the RISC-V and the possibility of GPU type of things. I can mention some stuff that might not be well known. RISC-V is devloping a Vector extension (V) will allow SIMD style programming with a variable vector length. See from the last workshop: Intro: [link] Project Update: [link] Initially part of the standard was also a Vector Type field for each register, and that would have allowed different types, such as Tensors, Matrix and so on. This has been removed from the initial Vector extension proposal but work on this will continue. At least one company is already actively devloping hardware for V with Tensors (see below), sadly not open-source. This Libre GPU project is going a slightly different route targeting the Simple-V, a slimmer version of the Vector extension, Simple-V. See: [link] Esperanto Technology is devloping a chip (and IP) that will do this, but it will be closed source (as far as we know). See this talk by David Ditzel: [this video]
Esperanto's RISC-V tensor chip talk

Video list and Hacker News comment labels from HackerTube (prompted by @karpathy), released under ODC-By 1.0, built on the open-index/hacker-news archive. Hacker News data is provided by Y Combinator; comments remain the work of their authors. Video titles, channel names and thumbnails belong to their creators and are shown via YouTube. HackerTube Watch is an unofficial edition. Data export of 2026-10-31.

Keyboard shortcuts

/
Search
j k
Next / previous video
r
Surprise me
l
Like (video page)
w
Watch later (video page)
?
This help
Esc
Close